This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

COLEGI AND STATE SHIPLE OF THE STATE OF THE

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5:

H04B 17/00

(11) International Publication Number:

WO 91/19366

A1

(43) International Publication Date:

12 December 1991 (12.12.91)

(21) International Application Number:

PCT/FI91/00165

(22) International Filing Date:

24 May 1991 (24.05.91)

(30) Priority data:

902627

25 May 1990 (25.05.90)

FI

(71) Applicant: TELENOKIA OY [FI/FI]; P.O. Box 33, SF-02601 Espoo (FI).

(72) Inventor: KATISKO, Keijo; Tuirantie 17 As. 2, SF-90500 Oulu (FI).


(74) Agent: OY KOLSTER AB; Stora Robertsgatan 23, P.O. Box 148, SF-00121 Helsingfors (FI).

(81) Designated States: AT (European patent), AU, BE (European patent), CH (European patent), DE (European patent), DK (European patent), ES (European patent), FR (European patent), GB, GB (European patent), GR (European patent), IT (European patent), LU (European patent), NL (European patent), NO, SE (European patent).

Pablished

With international search report.

(54) Title: RADIO TEST LOOP FOR A RADIO TRANSCEIVER



(57) Abstract

The invention relates to a device (11) for looping a radio-frequency quadrature-modulated test signal transmitted by a transmitter section in a duplex type transceiver to a receiver section for testing the transceiver. The device (11) of the invention comprises a quadrature-demodulator (23) for demodulating the transmitting-frequency signal into two base-frequency quadrature-phase signals (I, Q); and a quadrature-modulator (28) for modulating said base-frequency signals into a receiving-frequency quadrature-modulated test signal. Electronic delay lines (26A, 26B) are connected between the demodulator (23) and the modulator (28) for delaying both base-frequency signals (I, Q) separately with a period of time corresponding to the time difference required between the transmission and reception of the transceiver.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MG	Madagascar
AU	Australia	FI	Finland	ML.	_
BB .	Barbados	FR	France		Mali
BE	Belgium	GA	Gabon	MN	Mongolia
BF	Burkina Faso			MR	Mauritania
BG	Bulgaria	GB	United Kingdom	MW	Malawi
BJ	O 1	GN	Guinca	NL	Netherlands
_	Benin	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL	Poland
CA	Canada	IT	Italy	RO	Romania
CF	Central African Republic	JP	Japan	SD	
CC	Congo	KP	Democratic People's Republic		Sudan
CH	Switzerland		of Korea	SB	Sweden
α	Côte d'Ivoire	140		SN	Senegal
CM	Cameroon	KR	Republic of Korea	SU	Soviet Union
cs		니	Licchtenstein	TD	Chad
	Czechoslovakia	LK	Sri Lanka	TG	Togo
DE	Germany	LU	Luxembourg	us	United States of America
DK	Denmark	MC	Monaco	03	Omice sents of America

1

Radio test loop for a radio transceiver

5

10

15

20

25

30

35

The invention relates to a device for looping a radio-frequency quadrature-modulated test signal transmitted by a transmitter section in a transceiver to a receiver section for testing the transceiver.

The specifications of the European mobile telephone system GSM (Groupe Special Mobile) define a test function in which a base station tests the operation of the radio sections of its transceiver by generating a test signal which is transmitted by the transmitter section and which is looped back to the receiver section.

The object of the invention is to provide a device forming a test loop of this type.

This is achieved by means of a device of the invention which is characterized in that the device comprises a quadrature-demodulator means for quadraturemodulating the transmitting-frequency signal into modulated test two base-frequency quadrature-modulator quadrature-phase signals; а means for modulating said base-frequency signals into receiving-frequency quadrature-modulated signal; and a delay means connected between the demodulator and modulator means for delaying both basefrequency signals separately by a period of time corresponding to the time difference required between the transmission and reception of the transceiver.

To loop a test signal generated by the transmitter in an appropriate way to the receiver, the test signal should be converted over a duplex interval from the transmitting frequency to the receiving frequency and delayed by a period of time corresponding to the time difference defined between the transmission and reception of one channel in the transmission

5

10

15

20

25

30

ceiver, in the GSM specifications three channel intervals. In addition, the transceiver may operate in the frequency hopping mode, whereby the used frequencies change from one test interval to another.

It is difficult to combine these properties especially in view of the required delay. The realization of the delay at the used frequencies (800 to 1000 MHz) on a coaxial delay line or the like would result in physical delay line lengths impossible to realize in practice.

In the invention, the test signal is demodulated to the base frequency and the delay is realized by delaying both base-frequency signals I and Q before they are quadrature-modulated to the receiving frequency. The delay of the base-frequency signal can be realized by means of an electronic delay line.

In the preferred embodiment of the invention, the delay of the base-frequency signal is realized by means of a delay line based on analog charge transfer. This is the simplest and most advantageous way of realizing the required delay.

In another embodiment of the invention, the delay line is realized digitally. However, this embodiment has at least the following shortcomings as compared with the analog solution:

- the A/D and D/A conversions of the test signal impair the signal-to-noise ratio unless a high resolution is used;
- rapid high-resolution A/D and D/A converters increase costs;
- -digital circuits require more circuit board space;
- analog and digital circuits coupled to the
 signal path require different sources of operating

5

10

15

20

25

30

35

3

voltage, whereby the combining of the different operating voltages would interfere with the analog test signal.

In the following the invention will be described in greater detail by means of exemplifying embodiments with reference to the attached drawings, in which

Figure 1 is a block diagram of a transceiver comprising a device of the invention; and

Figure 2 illustrates the principal features of the device of the invention by means of a schematic block diagram.

The purpose of the radio test unit of the invention is to enable a radio-frequency test signal generated by the transmitter section of duplex-type transceiver to be controlled in such a way that it is passed appropriately back to the same section of transceiver receiver reception and analyzing. In this way, a test loop is formed which contains at least the radio sections of possibly also the multiplexing transceiver, etc. The condition and operation of the means. automatically transceiver can be observed test performance and suitable the measuring properties of the received test signal passed through the test loop. In the following, the invention will be described in connection with a transceiver to be used at the base station of a cellular mobile radio telephone system, but the invention is not in any way restricted to this application.

In Figure 1, the transceiver comprises at least two, preferably four, transmitter-receiver pairs 1A, 10A and 1B, 10B, respectively, whereby each pair forms one full duplex link. The outputs of the transmitter units 1A and 1B are coupled by means of a

35

summing means 2 to a common antenna line 3 and to a common transmitting antenna 4. A receiving antenna 6 is coupled through an antenna line 7 to a branching device 9 which divides the received signal to the receiver units 10A and 10B. As used in this con-5 nection, the transmitter and receiver units refer primarily to the radio sections of the transceiver. Each transmitter and receiver unit has its own transmitting or receiving frequency, whereby the transmitting and receiving frequencies of units forming a 10 full duplex pair, e.g., 1A and 10A, are positioned at a distance of one duplex interval from each other, e.g. 45 MHz. In addition, each frequency channel is TDMA time-division multiplexed so as to comprise several digital traffic and/or control channels. The 15 GSM specification defines eight base frequencies for the base station, each divided into eight channel intervals.

In the preferred embodiment of the invention, a radio test unit 11 is coupled between the antenna 20 lines 5 and 7. For this purpose, the antenna line 5 comprises a branching device 3 which branches portion of the transmitted signal to an input 12 in the radio test unit 11. An output 13 in the radio test unit 11 is coupled to the antenna line 7 by 25 means of a directional coupler 8 which applies an output signal from the radio test unit to the antenna line 7 in a direction towards the receiver units. Alternatively, the radio test unit can be 30 coupled directly to the individual transmitter and receiver units.

Figure 2 is a block diagram of the preferred embodiment of the radio test unit 11. From the input 12, a radio-frequency test signal, e.g. 800-1000 MHz, is applied through a fixed attenuator 21 to a branch-

5

10

15

20

25

5

ing device 22 which divides the signal to inputs A and B in a quadrature demodulator 23, whereby the signals at the inputs are mixed in mixers 23A and 23B by means of quadrature-phase local oscillator signals (a phase shift of 90 degrees) to a base frequency so as to form two quadrature-phase signals I and Q, the frequency range of which is between 0 and 100 kHz. The output signal I of the mixer 23A is applied through a lowpass filter 24A, an amplifier 25A, a delay line 26A, and a lowpass filter 27A to a mixer 28A in a quadrature modulator 28. Correspondingly, the output signal from the mixer 23B is applied through a lowpass filter 24B, an amplifier 25B, a delay line 26B and a lowpass filter 27B to a mixer 28B in the quadrature modulator 28. In the quadrature modulator 28, the signals I and Q are modulated by quadrature-phase local oscillator signals to the receiving frequency. The output signals of the mixers 28A and 28B are combined by a summing means 29 to form the final test signal, which is applied through an amplifier 30 to a switching unit 31, which under the guidance of a control unit 38 switches the test signal through it only during predetermined test intervals. From the switching unit signal is applied to a branching device 32, which divides the signal to a signal level control branch and through a bandpass filter 33 to the output 13 of the radio test unit.

The purpose of the delay lines 26A and 26B is to delay the test signal before it is applied to the receiver for a period of time which corresponds to the time required between the transmission and reception of one line in the transceiver in question. In the GSM specifications, this time period is three channel intervals. The delay lines 26A and 26B are

5

10

15

20

25

30

35

mutually identical. In the preferred embodiment of the invention, they are realized by a circuit based analog sampling and charge offset, in charges are transferred in synchronization with a clock signal generated by an oscillator 39. One suitable circuit is RD5108A, which is manufactured by Reticon Inc and in which there are 2048 storing means coupled in sequence. The signals I and Q are sampled during every other clock period and the samples pass from one charge storing means to another during every clock period. The magnitude of the delay is determined by the frequency of the oscillator 39, 1.216 MHz in this specific case, thus obtaining the above-mentioned delay of three channel intervals in conformity with the GSM system. The delayed signals I and Q at the outputs of the delay lines 26A and 26B are sampled analog signals, the spectra of which include the sampling frequency. This sampling frequency is removed by means of the lowpass filters 27A and 27B connected after the delay lines. Alternatively, the delay lines 26A and 26B may be digitally, whereby they comprise an analog-to-digital converter, a digital shift register and a digital-toanalog converter for both base-frequency signals.

In the preferred embodiment of the invention, the switching unit 31 has two primary functions: 1) to separate the test signal at the output of the modulator 28 sufficiently efficiently from the receiver between the test intervals, and 2) to set the initial level of the test signal to a desired value. Therefore, the input of the switching unit comprises a branching means 311 which divides the output signal of the amplifier 30 into two branches. The first branch comprises three switching means 312, 313 and 314 connected in series and an amplifier with

5

10

15

20

25

30

35

7

constant gain, so that the gain of the branch is 15 The other branch comprises two switching means 317 connected in series and attenuator 318, the attenuation of the branch being 15 dB. In the preferred embodiment of the invention. the difference in the power levels of signals passed through the different branches is thus 30 dB. attenuator signals of the 318 and amplifier 315 are fed to a summing means 319. output of which forms the output of the switching unit 31 coupled to the branching device 32. During the test interval, the control unit 38 causes the switching means 312 to 314 to be closed by a control signal RF HIGH or alternatively causes the switching means 316 to 317 to be closed by a control signal RF LOW so as to apply a receiving-frequency test signal to the receiver. Between the test intervals. switching means of both branches are open, so that they separate the test signal from the input of the receiver. The choice of the power level of the branch and the test signal depends on whether it is the upper or lower end of the dynamic range of the receiver that is to be tested. The attenuation of open switching means within the radio frequency range has to be such that the level of a signal leaking through an open branch is at least 25 dB smaller than the signal level at the output of the selected branch. In embodiment of the preferred invention. the switching means are realized by PIN diodes. The alternative power levels of the test signal may be formed by combinations of switches, amplifiers and attenuators different from that described provided that at least two alternative signal paths having different fixed attenuations or gains are achieved.

8

The level of the test signal leaking to the output of the radio test unit 11 is monitored passing a portion of the output signal switching unit 31 by the branching device 32 to the power level control branch, in which the power level 5 of the signal is measured. If the power level of the output signal between the test intervals exceeds a predetermined threshold level, the control unit 38 assumes that the switches are damaged or operate faultily and prevents the generation of the test 10 signal by interrupting the supply of operating power to the oscillator 45, for instance. The power level control branch also monitors the level outpulled test signal during the test interval. the power level of the test signal during the test 15 does not exceed the predetermined threshold level, the control unit 38 assumes that the switching unit 31 has operated faultily and disregards the loop test performed during this interval. In the preferred embodiment of the invention, the control branch com-20 prises a series connection of the following components in the following order: a bandpass filter 34; a switching means 35 operating in its closed state as a 10 dB attenuator for protecting subsequent components; a rectifier formed by a diode D1; and a 25 level measuring circuit, such as a comparator, positioned in the control unit 38. The control unit 38 causes the switching means 35 to open during the test intervals and to close between the test intervals by 30 a signal SDETC.

The local oscillator signals of the demodulator 23 are generated from the output signal of a frequency synthesizer 44 by feeding it to the mixer 23A with a phase shift of 0° and to the mixer 23B with a phase shift of 90°. Correspondingly, the local

35

5

10

15

20

25

30

35

9

oscillator signals of the modulator 28 are formed by feeding the output signal of a frequency synthesizer 45 to the mixer 28A of the modulator 28 with a phase shift of 0° and to the mixer 28B with a phase shift of 90°.

During testing, the radio test unit receives a test signal from the transmitter unit 1 and transmits it further to the receiver section 2 either during every test interval within the same fixed frequency channel or, when the transceiver operates in the frequency hopping mode, by changing the physical freguency channel during each test interval. operation of the frequency synthesizers is controlled and monitored by means of the control unit 38. During testing, the control unit 38 receives from some other component in the transceiver, e.g. from the frequency hopping unit, an absolute channel number for each test interval prior to the beginning of the test interval. Thereafter the control unit 38 generates command data from this absolute channel number for the synthesizers 44 and 45, on the basis of which data the output signals of the synthesizers are locked to a frequency corresponding to each particular channel. In the preferred embodiment of the invention, in which each frequency channel has eight channel intervals, the command data is applied to the synthesizers approximately 4ms. i.e. 7 intervals, before the test interval. In this way, it is ensured that the synthesizers 44 and 45 have a setting time of at least 3 ms before the test interval. About 0.5 ms before the beginning of the test interval, the control unit 38 monitors the states of alarm signals RXALM and TXALM of the synthesizers, which signals indicate whether the synthesizers 44 and 45 have locked or not. If both synthesizers have locked

5

10

15

20

25

30

35

before the beginning of the test interval, the control unit 38 controls the switching unit 31 so that it connects the test signal to the output 13 for the test interval. If only one or neither one of the synthesizers 44 and 45 has locked before the beginning of the test interval, the control unit 38 does not close the switches of the switching unit 31 and the test signal will not be applied to the output 13, so that the interference of the receiver is prevented.

The control unit 38 contains several error counters for monitoring the operation of the radio test unit. Error counters to be updated include a frequency hopping command counter, synthesizer counters, switching unit counters and a counter for test intervals lost due to an error in the test unit during testing.

The correctness of the received channel number commands is controlled by means of the frequency hopping command counter. The control unit 38 receives the channel numbers from the transceiver in duplex form and checks that both channel numbers are identical and that they have the right parity. If this is not the case, the control unit updates the frequency hopping counter and does not generate command data to the synthesizers 44 and 45. In this way, the test interval in question is disregarded in the radio test unit and the counter for lost intervals is incremented.

A separate synthesizer counter is provided for each synthesizer, which counter is incremented if the synthesizer is not locked before the test interval and the test interval is disregarded. If the reading of the synthesizer counters exceeds a predetermined threshold value, the operation of the radio test unit

11

stops wholly.

5

The switching unit counter is incremented if it is found out that the switches of the switching unit 31 have not closed or opened at the proper time during testing.

The figures and the description related to them are only intended to illustrate the present invention. In its details, the device of the invention may vary within the attached claims.

Claims:


- looping a radio-frequency 1. Device for quadrature-modulated test signal transmitted by a transmitter section (1A, 1B) in a transceiver to a 5 receiver section (2A, 2B) for testing transceiver, characterized in that the device (11) comprises a quadrature-demodulator means (23)for demodulating the transmitting-frequency quadrature-modulated test signal into two base-fre-10 quency quadrature-phase signals (I, Q); a quadraturemodulator means (28) for modulating said basefrequency signals into a receiving-frequency quadrature-modulated test signal; and a delay means 15 26B) connected between the demodulator and modulator means (23, 28) for delaying both basefrequency signals (I, Q) separately by a period of time corresponding to the time difference required between the transmission and reception of the trans-20 ceiver.
- 2. Device according to claim 1, characterized in that the delay means (26A, 26B) comprises a delay line based on analog charge transfer for both base-frequency signals (I, Q), and that both delay lines are controlled by the same clock signal, the frequency of which determines the magnitude of the delay.
- 3. Device according to claim 2, c h a r a c t e r i z e d in that the output signal of both delay lines (26A, 26B) is filtered (27) for removing the frequency of the clock signal controlling the delay lines from the delayed signal prior to modulation.
- 4. Device according to claim 1, charac-35 terized in that the delay means (26A, 26B)


PCT/FI91/00165

5

comprises a digital delay line for both base-frequency signals, said delay line comprising an analog-to-digital converter, a digital transfer register and a digital-to-analog converter.

- 5. Device according to claim 1, c h a r a c t e r i z e d in that the local oscillator signal frequencies of the demodulator means (23) and the modulator means (28) are adjustable independently of each other.
- 6. Device according to any of the preceding claims, c h a r a c t e r i z e d in that the device (11) is connected between the a transmitting antenna line (5) and a receiving antenna line (7) in the transceiver.
- 7. Device according to claim 6, c h a r a c t e r i z e d in that switching means (31) are provided between the output of the modulator means (28) and the receiving antenna line (7) for connecting the modulator means (28) to the receiving antenna line only during predetermined test intervals.
 - 8. Device according to any of the preceding claims, for use in a TDMA system, c h a r a c t e r i z e d in that said delay is 3 channel intervals.





F1G. 2

INTERNATIONAL SEARCH REPORT

International Application No PCT/FI 91/00165

			International Application No PC	771 31/00103
I. CLAS	SSIFICATIO	N OF SUBJECT MATTER (If several class	sification symbols apply, indicate all) ⁶	
	H 04 B	ational Patent Classification (IPC) or to both 17/00	National Classification and IPC	
II. FIELI	DS SEARCH	IED		
			nentation Searched ⁷	
Classifica	tion System		Classification Symbols	
		•		
IPC5		H 04 B		
		L		
			er than Minimum Documentation nts are included in Fields Searched ⁸	•
SE.DK.	FI.NO c	lasses as above		
Category		ONSIDERED TO BE RELEVANT ⁸ on of Document, ¹¹ with indication, where a		10.0
A				Relevant to Claim No. ¹³
^	17	4918685 (S.J.M. TOL ET / April 1990, see column	AL) 4 line 19 -	1-8
	СО	lumn 5, line 23; figure	1	*
	İ			
A	110 4	4048564 (T.P. GLEESON JF		
^		September 1977, see abst		1-8
		gure 2	, ,	
A -	11	2056223 (NISSAN MOTOR CO March 1981, see page 1, ge 2, line 68; figure 2		1-8
	1	——————————————————————————————————————		
			*	
			•	. *
}	,			·
				<u> </u>
		s of cited documents: ¹⁰ ng the general state of the art which is not of particular relevance	"T" later document published after or priority date and not in confli- cited to understand the principle	the international filing date ct with the application but
		of particular relevance It but published on or after the international	invention	
	-		"X" document of particular relevanc cannot be considered novel or c involve an inventive step	e, the claimed invention annot be considered to
which cital	ch is cited to tion or other	may throw doubts on priority claim(s) or establish the publication date of another special reason (as specified)	"Y" document of particular relevance	e, the claimed invention
"O" docu		ing to an oral disclosure, use, exhibition or		or more other such docu- obvious to a person skilled
		hed prior to the international filing date but lority date claimed	III MIC BIG	
V. CERTIF		ionly date claimed	~ Document member of the same	Jacan Talliny
Date of the	Actual Comp	pletion of the International Search	Date of Mailing of this International Se	arch Report
Oth Au	gust 19	91	1991 -08- 28	
nternationa	l Searching	Authority	Signature of Authorized Officer	
			Michael Filliantle	
	SWEDI	SH PATENT OFFICE	MICHAEL FELHENDLER	

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON INTERNATIONAL PATENT APPLICATION NO.PCT/FI 91/00165

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report.

The members are as contained in the Swedish Patent Office EDP file on
The Swedish Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

the patent family members relating to	o the patent documents cited in the above 1191–06– Office EDP file on See particulars which are merely given for the purpose of	Information
This annex lists the contained in the Swedish Patent Office is in no way liable for thes The Swedish Patent Office is in no way liable for these	e particular	Publication
	· comily	date

members are as containing and way lia swedish Patent Office is in no way lia	Publication	Patent fan member	nily (s)	Publication date
Patent document cited in search report US-A- 4918685	90-04-17	AU-B- AU-D- EP-A- JP-A- NL-A-	610206 1974588 0301636 1042929 8701750	91-05-16 89-01-27 89-02-01 89-02-15 89-02-16
US-A- 4048564 GB-A- 2056223	77-09-13 81-03-11	NONE DE-A-C- JP-A- US-A-	3028751 56021435 4361904	81-02-05 81-02-2 82-11-3

loted My la 1944 SIHIL